 |
Section: PCB-POOL > Technical > Specifications
 | blind, buried vias (Tony, 26.08.2010, 03:00:30) |
 | 'Cut outs on rectangular PCB (Jim, 17.07.2010, 10:33:54) |
 | FT256 package question (Evgeni, 11.11.2009, 08:32:33) |
 | Current Capacity of Via (Lachlan Peter, 08.09.2009, 13:26:46) |
 | Minimum track spacing for 250V AC (Lachlan Peter, 08.09.2009, 12:58:32) |
 | Finished diameter of drill (Alexief Jean-Louis, 15.08.2009, 13:16:17) |
 | tickness between top layer and ground plane on 4 layers (Claudio Calosso, 15.05.2009, 13:02:47) |
 | trace resistance (Mark Antony, 20.02.2009, 12:39:03) |
 | Spacing (Paul Zammit, 05.12.2008, 11:26:36) |
 | HASL finish (Eric Scott, 26.10.2007, 19:06:56) |
 | BGA routing in PCB-POOL (Pierre, 10.08.2007, 17:54:50) |
 | Annular ring, solder mask (Pierre, 24.07.2007, 09:33:51) |
 | FitzPatrick (Dominic, 18.07.2007, 15:44:30) |
 | Gold Finish (Mark, 11.07.2007, 14:40:54) |
 | Multilayer clearance (Peter Brown, 04.06.2007, 14:34:59) |
 | PCB size (Aran Dasan, 05.05.2007, 23:13:14) |
 | Buried vias? (Mariusz Wzorek, 21.04.2007, 15:29:54) |
 | drilling tolerances (James Cooper, 15.05.2006, 16:28:02) |
 | Antipad clearance on ground planes. (Sankapal, 25.10.2005, 05:07:38) |
 | Holes must be multiple of 0.1mm? (Derren Crome, 05.10.2005, 14:45:31) |
 | Minimum via size (Albert Torné, 23.06.2005, 11:07:12) |
 | Values for impedance matching (John W, 02.06.2005, 16:15:50) |
 | Blind VIAS (Lee Awcock, 07.02.2005, 12:57:18) |
 | tickness between top layer and groung plane on 4 layers (thibaut, 13.12.2004, 18:38:01) |
 | Solder alloy used for tinning (David Mason, 21.04.2004, 14:32:22) |
 | square hole in board (Mike Simpson, 17.10.2003, 09:04:13) |
 | Min sizes for double side boards (Len, 19.07.2003, 19:54:31) |
 | VIAS (Kenny, 05.06.2003, 10:59:55)
 | Re: VIAS (Team Beta Layout, 10.06.2003, 09:02:13) |
|
 | 4 layer board - layer registration using Target (David Moorhouse, 02.06.2003, 17:21:59) |
 | 6 layers and/or 5mil track/space (Gyles, 02.04.2003, 11:35:19) |
 | Min. size of silk screen text and polarity of the soldermask? (Jesper R. Hansen, 11.03.2003, 21:57:01) |
 | straight (?) lines at minimum thickness (Jeremy D. Grotte, 20.01.2003, 06:30:24) |
 | Gold Plated Edge Connectors (Peter, 11.08.2002, 23:01:43) |
 | smd pad size specs (Viron Papadopoulos, 01.08.2002, 14:09:22) |
 | Thermal reliefs (Radim, 20.03.2002, 16:20:16) |
 | thikness of the board (Yousef Al-shaibani, 12.12.2001, 22:42:13) |
 | "Standard" build for 4-layer (Peter Brown, 21.08.2001, 19:49:20) |
 | Hole sizes (Billy Rafferty, 02.08.2001, 12:06:34) |
 | PCB thickness (Pete Maigaard, 16.05.2001, 15:14:08) |
 | Annular ring (Dan, 19.03.2001, 21:06:37) |
 | Annular ring/anti-pad questions (Paul Urbanus, 07.02.2001, 17:45:35) |
 | Plating thickness in plated-through holes (Paul Urbanus, 07.02.2001, 17:29:05) |
 | Copper weight/thickness? (Paul Urbanus, 07.02.2001, 17:25:38) |
 | Series XXS - solder mask included? (Jim Main, 07.01.2001, 18:48:33) |
 | Board Material. (BRIAN PERRETT., 16.11.2000, 13:17:52) |
 | technology questions (tobi, 21.10.2000, 10:57:27) |
 | Double Sided PTH (Steve Booth, 22.09.2000, 10:05:23) |
 | Metalized holes (Sylvain, 25.05.2000, 09:56:55) |
 | 4-layer PCBs : plane-to-plane distance (Maciej Jankowski, 08.05.2000, 16:45:57) |
 | Round PCB (Graham C Law, 03.02.2000, 16:59:10) |
 | Thermal, Anulus (Rene Lazecki, 14.01.2000, 14:28:14) |
|